Lv4
480 积分 2025-07-13 加入
A 48-dB Range, 0.86-dB Step, and 0.06-dB Error dB-Linear PGA Based on Resistive Ladder Attenuator: Design Theory and Realization
1天前
已完结
High-Linearity CMOS VCO for FMCW Radar
7个月前
已完结
A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise
8个月前
已完结
A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-Based SerDes Receiver With Hybrid AFE Capable of Supporting Long Reach Channels
8个月前
已完结
A Dual-Core Dual-Mode DCO for S/ C-Band Radar
8个月前
已完结
A 56-Gb/s 8-mW PAM4 CDR/DMUX With High Jitter Tolerance
11个月前
已完结
A 56-Gb/s 8-mW PAM4 CDR/DMUX With High Jitter Tolerance
11个月前
已完结
皖公网安备34019202002308
