Lv6
2360 积分 2022-06-22 加入
Analog designer
Design Techniques for Wideband CMOS Power Amplifiers for Wireless Communications
1个月前
已完结
An Ultra-Low-Power 65 nm Single-Tank 24.5-to-29.1 GHz Gm-Enhanced CMOS LC VCO Achieving 195.2 dBc/Hz FoM at 1 MHz
1个月前
已完结
A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS
3个月前
已完结
Cell-based fully integrated CMOS frequency synthesizers
3个月前
已完结
Cell-based fully integrated CMOS frequency synthesizers
3个月前
已完结
26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS
4个月前
已完结
A 1.17-pJ/b, 25-Gb/s/pin Ground-Referenced Single-Ended Serial Link for Off- and On-Package Communication Using a Process- and Temperature-Adaptive Voltage Regulator
4个月前
已完结
A 0.297-pJ/Bit 50.4-Gb/s/Wire Inverter-Based Short-Reach Simultaneous Bi-Directional Transceiver for Die-to-Die Interface in 5-nm CMOS
5个月前
已完结
Duty cycle measurement and correction using a random sampling technique
5个月前
已完结
An on-die all-digital delay measurement circuit with 250fs accuracy
5个月前
已完结
皖公网安备34019202002308
