Lv7
4439 积分 2020-08-22 加入
A 32-Gb/s Continuous Time Linear Equalizer With Programmable Active Inductors Technique for Wide Channel Loss Compensation
2天前
已完结
A 12-bit 1-GS/s Single-Channel Pipelined ADC With Open-Loop Floating Inverter Amplifier and Residue-Dependent Integration Time Compensation
3天前
已完结
A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction
7天前
已完结
A Wideband Input Buffer Based on AC-Coupled Flipped Source Follower Using Auxiliary Operational Amplifiers for 8-GS/s ADCs
7天前
已完结
A Single-Channel 14B 3GS/s Pipelined ADC in 28nm Technology
12天前
已完结
A Single-Channel 14B 3GS/s Pipelined ADC in 28nm Technology
13天前
已完结
A 100MS/S 12-bit Coarse-Fine SAR ADC with Shared Split-CDAC
15天前
已完结
Subsampling Models of Bandwidth Mismatch for Time-Interleaved Converter Calibration
16天前
已完结
A High Accuracy and Bandwidth Digital Background Calibration Technique for Timing Skew in TI-ADCs
16天前
已完结
An Efficient Technique for Pipelined SAR ADC with Dynamic Bulk Biasing Design
17天前
已完结
皖公网安备34019202002308
