Lv7
5000 积分 2020-12-07 加入
An accurate ISF-based analysis and simulation method for phase noise in LC/Ring oscillators
2天前
已完结
Design of High-Performance Microprocessor Circuits
16天前
已关闭
An 8.5-14GHz Fractional-N Dual-Path SPD/PFD PLL with A Complementary DTC Pair in 7nm FinFET
20天前
已完结
A Dual-Path SPD/PFD PLL With PVT-Insensitive Loop Bandwidth
20天前
已完结
An 8.5−14 GHz fractional-N dual-path SPD/PFD PLL with a complementary DTC pair in 7 nm FinFET
20天前
已关闭
基于RX3605的导航接收机射频前端模块设计
23天前
已完结
An accurate ISF-based analysis and simulation method for phase noise in LC/Ring oscillators
1个月前
已完结
Low-Jitter PLL Design for Advanced Wireless CMOS Transceivers
1个月前
已完结
19.8 A 0.65V-VDD 10.4-to-11.8GHz Fractional-N Sampling PLL Achieving 73.8fsrms Jitter, -271.5dB FoMN, and -61 dBc in-Band Fractional Spur in 40nm CMOS
1个月前
已完结
A 0.65-to-1V-VDD 10.5-to-11.85GHz Fractional-N Sampling PLL Achieving 71.47fs Integrated Jitter and
1个月前
已完结
皖公网安备34019202002308
