Lv5
890 积分 2024-07-07 加入
18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface
2个月前
已完结
A Command-Aware Hybrid LDO With Ultra-Small Voltage Droop and Fast Settling Time for Power-Supply-Induced Jitter Mitigation in HBM Interfaces
2个月前
已完结
A 0.385-pJ/bit 10-Gb/s TIA-Terminated Di-Code Transceiver with Edge-Delayed Equalization, ECC, and Mismatch Calibration for HBM Interfaces
2个月前
已完结
Challenges and emerging solutions in testing HBM IO & systems
2个月前
已完结
37.9 A 14Gb/s/pin 0.163pJ/b DQ Receiver for HBM with Baud-Rate Phase Tracking Loop Supporting Background Offset Calibration
2个月前
已完结
A 0.53-pJ/bit 5 × 10 Gb/s/pin Single-Ended Transceiver With Reconfigurable 4-Aggressor Crosstalk Cancellation for HBM Interfaces
2个月前
已完结
A 16Gb 12.7Gb/s/pin LPDDR5-Ultra-Pro DRAM with 4-Phase Self-Calibration and AC-Coupled Transceiver Equalization in a 5th-Generation 10nm DRAM Process
6个月前
已完结
Next Generation Large Size High Interconnect Density CoWoS-R Package
7个月前
已完结
SMV methodology enhancements for high speed I/O links of SoCs
7个月前
已完结
皖公网安备34019202002308
