Lv3
390 积分 2021-08-17 加入
Power-On Reset Circuit in 180-nm CMOS With Brownout Detection, Stable Switching Points, Long Reset Pulse Duration, and Resilience to Switching Noise
4个月前
已完结
A 14-bit 500-MS/s SHA-less Pipelined ADC in 65nm CMOS Technology for Wireless Receiver
6个月前
已完结
All-Digital Background Calibration of a Pipelined-SAR ADC Using the “Split ADC” Architecture
6个月前
已完结
Background Calibration of Capacitor Mismatch and Gain Error in Pipelined-SAR ADC Using Partially Split Structure
6个月前
已完结
Calibration Techniques for Optimizing Performance of High-Speed ADCs
6个月前
已完结
An 81.2dB-SNDR Dual-Residue Pipeline ADC with a 2nd- Order Noise-Shaping Interpolating SAR ADC
6个月前
已完结
A non-pipelined ADC with a GM-R amplifier
6个月前
已完结
Analysis of the Sampling Noise Cancellation Technique in a Track-and-Hold Amplifier
7个月前
已完结
Noise Reduction in High Resolution ADC
7个月前
已完结
Design of a 2 mW Power, 112 dB Gain-Boosted, Folded Cascode Amplifier in 0.18µm Process
7个月前
已完结
皖公网安备34019202002308
