Lv3
210 积分 2024-08-30 加入
A Digital Bang-Bang Clock and Data Recovery Circuit Combined with ADC-Based Wireline Receiver
1个月前
已关闭
Self-tuning architecture enabling bidirectional transceiver normalization and low differential latency
5个月前
已完结
Self-tuning architecture enabling bidirectional transceiver normalization and low differential latency
5个月前
已关闭
Bias-Aided DD-LMS Equalizer for Optical Multipath-Interference-Impaired High-Speed PAM4 Transmission Systems
8个月前
已完结
Adaptive decision threshold for an optical multipath-interference-impaired short-reach 50-Gbps PAM4 transmission
8个月前
已完结
皖公网安备34019202002308
