Lv5
970 积分 2020-04-05 加入
A Routability-Driven Ultrascale FPGA Macro Placer with Complex Design Constraints
1个月前
已完结
Design and Implementing a PCI Express Serdes Block Using HDL
2个月前
已完结
Design and Implementing a PCI Express Serdes Block Using HDL
2个月前
已关闭
Functional Verification of MAC-PHY Layer of PCI Express Gen5.0 with PIPE Interface using UVM
2个月前
已完结
Advanced Digital System Design using SoC FPGAs An Integrated Hardware/Software Approach
3个月前
已完结
Asymmetry in Butterfly Fat Tree FPGA NoC
3个月前
已完结
On-Demand Regular Expression Matching on FPGAs for Efficient Deep Packet Inspection
3个月前
已完结
A Routability-Driven Ultrascale FPGA Macro Placer with Complex Design Constraints
3个月前
已完结
Field-Programmable Gate Array Architecture
4个月前
已完结
Field-Programmable Gate Array Architecture
4个月前
已关闭
皖公网安备34019202002308
