比较器
比较器应用
消散
CMOS芯片
电子工程
输入偏移电压
电压
功率(物理)
充电泵
电气工程
偏移量(计算机科学)
计算机科学
工程类
物理
运算放大器
放大器
电容器
热力学
量子力学
程序设计语言
作者
Zhe Zhang,Qinghua Lei,Erhu Zhao,Yong Yang,Song Feng
出处
期刊:Journal of physics
[IOP Publishing]
日期:2022-12-01
卷期号:2405 (1): 012014-012014
标识
DOI:10.1088/1742-6596/2405/1/012014
摘要
Abstract In this thesis, a low-power dissipation high-speed double-tail dynamic comparator is designed. Based on the principles of charge-steering, a clock charge pump is used at the tail of the latch stage to replace the clock current source, which reduce the output swing and kick-back noise of the comparator. Meanwhile, digital logic is added to the pre-amplification stage to eliminate quiescent current and further reduce power consumption. Based on the SMIC 28nm CMOS process, the proposed comparator is simulated and verified. The results show that under the condition of 0.9V supply voltage and 1MHz sampling frequency, the power dissipation is 5.4μW, the delay is 245ps, and the offset voltage is 6.9mV. Compared with a high-speed comparator, under the premise of achieving the same performance, the power consumption is reduced by 69%.
科研通智能强力驱动
Strongly Powered by AbleSci AI