Lv1
58 积分 2024-11-14 加入
Research and Design of Frequency Quadrupler Based on CMOS
1个月前
已完结
A 4.6-GHz 54.5-fsrms PLL-XO Co-Design Featuring a Pulse-Injection XO Driver
2个月前
已完结
A 254-nW 20-kHz On-Chip RC Oscillator With 21-ppm/°C Minimum Temperature Stability and 10-ppm Long Term Stability
2个月前
已完结
A low in-band phase noise Fractional-N ADPLL based on Switched-Capacitor-DPI
2个月前
已完结
A Ka-Band 1024-QAM CMOS I/Q Modulator Using a 15th-Order Cascaded Subharmonically Injection-Locked Frequency Multiplier Chain With FTL
10个月前
已完结
A PLL Technique: Charge-Steering Sampling
10个月前
已完结
A Harmonic-Mixer-Based Fractional-N PLL Employing Voltage-Domain Feed-Forward Noise Cancellation
11个月前
已完结
A Wideband Mode-Switching Quad-Core VCO Using Compact Multi-Mode Magnetically Coupled LC Network
11个月前
已完结
A 10.5-mW 60-GHz QVCO Employing Hybrid Back-Gate and Tail Inductive Coupling in 22-nm FD-SOI Technology
11个月前
已完结
A Calibration-Free Fractional-N Analog PLL With Negligible DSM Quantization Noise
1年前
已完结
皖公网安备34019202002308
