Lv1
60 积分 2024-11-14 加入
A Ka-Band 1024-QAM CMOS I/Q Modulator Using a 15th-Order Cascaded Subharmonically Injection-Locked Frequency Multiplier Chain With FTL
10小时前
待确认
A PLL Technique: Charge-Steering Sampling
12天前
已完结
A Harmonic-Mixer-Based Fractional-N PLL Employing Voltage-Domain Feed-Forward Noise Cancellation
1个月前
已完结
A Wideband Mode-Switching Quad-Core VCO Using Compact Multi-Mode Magnetically Coupled LC Network
1个月前
已完结
A 10.5-mW 60-GHz QVCO Employing Hybrid Back-Gate and Tail Inductive Coupling in 22-nm FD-SOI Technology
1个月前
已完结
A Calibration-Free Fractional-N Analog PLL With Negligible DSM Quantization Noise
1个月前
已完结
How To Design a Differential CMOS LC Oscillator
1个月前
已完结
Design and Analysis of CMOS Dynamic Comparator for High-Speed Low-Power Applications Using Charge Sharing Technique
2个月前
已完结
Design of a 5G Application CML Frequency Divider for Improved Efficiency
2个月前
已完结
Design and Implementation of CML Frequency Divider Circuit Using 90nm Technology
2个月前
已完结
皖公网安备34019202002308
