Lv2
170 积分 2023-08-28 加入
A 1.6-GHz Low-Jitter, Low Reference-Spur Single-Loop Type-I PLL
7天前
已完结
A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter
7天前
已完结
A 1.2GHz wide bandwidth integer-N type-I PLL
7天前
已完结
A 1.6-GHz Low-Jitter, Low Reference-Spur Single-Loop Type-I PLL
7天前
已完结
Design of low phase noise wide frequency range ring voltage controlled oscillator
20天前
已完结
A 3.57-mW 2.88-GHz Multi-Phase Injection-Locked Ring-VCO With a 200-kHz 1/f³ Phase Noise Corner
20天前
已完结
A 8–30 GHz Passive Harmonic Rejection Mixer with 8 GHz Instantaneous IF Bandwidth in 45RFSOI
27天前
已完结
A 25.6-27.5GHz Phase-Locked Loop for SerDes Transceiver Clocking in 5nm FinFET
1个月前
已完结
7.8 A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-14GHz and −54.4dBc Spurs Under 50mV Supply Noise
1个月前
已完结
A 56.32 Gb/s 16-QAM D-band Wireless Link using RX-TX Systems- in-Package with Integrated Multi-LO Generators in 45nm RFSOI
2个月前
已完结
皖公网安备34019202002308
