Lv3
346 积分 2024-01-03 加入
Application of Deep Learning in Analog Circuit Sizing
1天前
已完结
Opportunities and challenges of graph neural networks in electrical engineering
3个月前
已完结
A comparative design study of continuous-time incremental sigma-delta ADC architectures
5个月前
已完结
Particle swarm optimization design of low-power multistage amplifier using gm/ID methodology
10个月前
已完结
A 14-Bit 500-MS/s Time-Interleaved ADC With Autocorrelation-Based Time Skew Calibration
1年前
已完结
A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC
1年前
已完结
A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS
1年前
已完结
A 90GS/s 8b 667mw 64x interleaved SAR ADC in 32nm digital SOI CMOS,
1年前
已完结
A 69.5mW 20GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOI
1年前
已完结
Convergence rates of the efficient global optimization algorithm for improving the design of analog circuits
1年前
已完结
皖公网安备34019202002308
