Lv5
950 积分 2023-04-18 加入
M3FPU: Multiformat Matrix Multiplication FPU Architectures for Neural Network Computations
7个月前
已完结
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
7个月前
已完结
A Configurable Floating-Point Fused Multiply-Add Design With Mixed Precision for AI Accelerators
7个月前
已完结
Mapping Systolic Arrays onto 3D Circuit Structures: Accelerating Convolutional Neural Network Inference
8个月前
已完结
DESA: Dataflow Efficient Systolic Array for Acceleration of Transformers
8个月前
已完结
DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
8个月前
已完结
7.1 An 11.5TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit in 8nm Flagship Mobile SoC
8个月前
已完结
A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
8个月前
已完结
A Survey on Neural Network Hardware Accelerators
8个月前
已完结
Hardware Acceleration of Sparse and Irregular Tensor Computations of ML Models: A Survey and Insights
8个月前
已完结
皖公网安备34019202002308
