Lv5
880 积分 2025-06-30 加入
LiveFIFO: FPGA-in-the-Loop Buffer Sizing for Dataflow Accelerators
1天前
已完结
Memory streaming acceleration for embedded systems with CPU-accelerator cooperative data processing
2天前
已完结
Comments on “Contention-aware workflow scheduling on heterogeneous computing systems with shared buses”
2天前
已关闭
Contention-aware workflow scheduling on heterogeneous computing systems with shared buses
2天前
已完结
Dynamic contention-aware workflow scheduling on shared bus-based CPU-FPGA heterogeneous computing systems
2天前
已完结
Energy-aware scheduling, compilation, and execution of hard-real-time multi-task Java programs
2天前
已完结
A Review Study on ML-based Methods for Defect-Pattern Recognition in Wafer Maps
4个月前
已关闭
Design Techniques for High-Speed and Low Power SAR ADC: A Review
10个月前
已关闭
A 10-b 500KS/s low-power SAR ADC for smart sensing in 40nm CMOS
11个月前
已关闭
10-Bit ADC SAR with Passive Charge Redistribution in 40nm CMOS Technology
11个月前
已关闭
皖公网安备34019202002308
