Lv1
28 积分 2026-04-23 加入
Dyn-Bitpool: A 28 nm 27 TOPS/W Two-Sided Sparse CIM Accelerator Featuring a Balanced Workload Scheme and High CIM Macro Utilization
7小时前
已完结
DTRRS: A Dynamic Task Real-time Reconfiguration and Scheduling Architecture for FPGAs in Embedded Systems
3个月前
已完结
Power-efficient neural network with artificial dendrites
4个月前
已完结
A memristor-based analogue reservoir computing system for real-time and power-efficient signal processing
4个月前
已完结
Fully integrated multi-mode optoelectronic memristor array for diversified in-sensor computing
4个月前
已完结
A memristor-based adaptive neuromorphic decoder for brain–computer interfaces
4个月前
已完结
A dual-domain compute-in-memory system for general neural network inference
4个月前
已完结