Lv5
850 积分 2025-06-09 加入
A 12b 125MSs Pipelined-SAR ADC For Medical Imaging Information Processing
9小时前
待确认
An Energy-Efficient Pipeline-SAR ADC using Linearized Dynamic Amplifiers and Input Buffer in 22nm FDSOI
9小时前
待确认
A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS
9小时前
待确认
A Single-Amplifier Dual-Residue Pipelined-SAR ADC
9小时前
待确认
The Design of a Bootstrapped Sampling Circuit [The Analog Mind]
2个月前
已完结
A 10-Bits 50-MS/s SAR ADC Based on Area-Efficient and Low-Energy Switching Scheme
4个月前
已完结
Low-Power SAR ADCs: Basic Techniques and Trends
4个月前
已完结
24.5 A 72GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3dB SFDR at 20GHz/Nyquist Inputs in 16nm FinFET
4个月前
已完结
A 2.16-pJ/b 112-Gb/s PAM-4 Transceiver With Time-Interleaved 2-b/3-b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28-nm CMOS
4个月前
已完结
A Review on the Key Optimization Techniques of SAR ADC Design
4个月前
已完结
皖公网安备34019202002308
