Lv1
76 积分 2024-02-02 加入
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language
2个月前
已完结
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language
2个月前
已完结
A lightweight frame buffer compression codec for memory-efficient applications
3个月前
已完结
A flexible digital compute-in-memory chip for edge intelligence
4个月前
已完结
Remembering the Color of Objects: An ERP Investigation of Source Memory
8个月前
已关闭
A logic metastructure for register function implementation
9个月前
已完结
Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices
10个月前
已完结
Tunable origami metastructure based on liquid crystal for curvature sensing in terahertz band
10个月前
已完结
Transfer Learning for Reuse of Analog Circuit Sizing Models Across Technology Nodes
1年前
已关闭
皖公网安备34019202002308
