Lv41
540 积分 2026-05-14 加入
Test time reduction of successive approximation register A/D converter by selective code measurement
13天前
已完结
RF Characterization of Xilinx RFSoC XCZU28DR
1个月前
已完结
Design and Realization of RFSoC FPGA based Multi-channel Data Acquisition & Digital Beam former System
1个月前
已完结
A 12-Bit, 300-MS/s Single-Channel Pipelined-SAR ADC With an Open-Loop MDAC
4个月前
已完结
27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth
4个月前
已完结
A 6-GHz Bandwidth Input Buffer Based on AC-Coupled Flipped Source Follower for 12-bit 8-GS/s ADC in 28-nm CMOS
4个月前
已完结
A 6-GHz Bandwidth Input Buffer Based on AC-Coupled Flipped Source Follower for 12-bit 8-GS/s ADC in 28-nm CMOS
4个月前
已完结
A 6-GHz Bandwidth Input Buffer Based on AC-Coupled Flipped Source Follower for 12-bit 8-GS/s ADC in 28-nm CMOS
4个月前
已完结
An Input Buffer with 85dB SFDR for High-Speed Pipeline ADC
4个月前
已完结
Timing-Skew Calibration Techniques in Time-Interleaved ADCs
4个月前
已完结
皖公网安备34019202002308
