| 标题 | 
                                                                                                                [高分]                                                          Designing a High Performance SRAM-DRAM Hybrid Memory Architecture for Packet Buffers | 
| 网址 | |
| DOI | |
| 其它 | 期刊:IEICE Transactions on Electronics 作者:Yongwoon SONG; Dongkeon CHOI; Hyukjun LEE 出版日期:2019 | 
| 求助人 | |
| 下载 | 暂无链接,等待应助者上传 |