| 标题 |
An efficient RISC-V processor with customized instruction set for sparse DNN acceleration on embedded system |
| 网址 | |
| DOI | |
| 其它 |
期刊:Journal of systems architecture 作者:Bo-Wen Jiang; Jian-Yang Ding; Hua-Chen Zhang; Tian-Shuo Lu; Zhi-Lei Chai 出版日期:2026-02-01 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人或该文件上传人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)