锁相环
相位频率检测器
沉降时间
PLL多位
充电泵
相位检测器
带宽(计算)
频率合成器
探测器
物理
电子工程
控制理论(社会学)
电气工程
工程类
电压
计算机科学
相位噪声
电信
电容器
阶跃响应
控制(管理)
控制工程
人工智能
摘要
Abstract This paper presents a phase‐locked loop (PLL) with a novel phase frequency detector (PFD) and charge pump (CP) which can extend the linear phase difference detection range and eliminate cycle slips. Thus, the frequency settling time can be effectively reduced compared with the conventional PFD and CP during the frequency acquisition process. The proposed PLL with linear range extension PFD and CP (LEPFD/CP) is designed in 180 nm BiCMOS technology and occupies 3.61 mm 2 area. As the LEPFD/CP is disabled when the PLL is locked, the PLL is robust enough and the extra power consumption can be ignored. The measurement results show that a 50 MHz reference frequency acquisition process with 10 μs has been accelerated 3.7 times compared with the conventional PFD/CP PLL with the same 200 kHz loop bandwidth.
科研通智能强力驱动
Strongly Powered by AbleSci AI