In this paper, we have successfully fabricated the junction-less GAA VCT combined with a hexagonal capacitor to realize a compact 4F 2 DRAM architecture. It shows the breakthroughs of I on /I off >10 9 and SS=62.5 mV/dec. We also elaborated on various key process issues and device parameters and how they impact on performance.