Lv1
75 积分 2021-01-15 加入
Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process
1天前
已完结
Analysis and Design of High-Efficiency Charge Pumps With Improved Current Driving Capability Using Gate Voltage Boosting Technique
3个月前
已完结
Design and Analysis of a Family of pW-Level Sub-1V CMOS VRGs by Stacking a Current-Source Transistor and a Resistive-Load Transistor
4个月前
已完结
1-V rail-to-rail operational amplifiers in standard CMOS technology
4个月前
已完结
Utilizing the Bulk-driven technique in analog circuit design
4个月前
已完结
Capacitor Selection and Sizing in Linear and Exponential Integrated Charge Pumps
5个月前
已完结
Using load switches to control aggregated electricity demand for load following and regulation
5个月前
已完结
An NMOS LDO With TM-MOS and Dynamic Clamp Technique Handling Up To Sub-10-μs Short-Period Load Transient
6个月前
已完结
94% power-recycle and near-zero driving-dead-zone N-type low-dropout regulator with 20mV undershoot at short-period load transient of flash memory in smart phone
6个月前
已完结
皖公网安备34019202002308
