| 标题 |
Effect of layout orientation on the performance and reliabiltiy of high voltage N-LDMOS in standard submicron logic STI CMOS process |
| 网址 | |
| DOI | |
| 其它 |
期刊:2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual. 作者: Bin Wang; Hoc Nguyen; J. Mavoori; A. Horch; Yanjun Ma; et al 出版日期:2005-08-16 |
| 求助人 | |
| 下载 | 该求助完结已超 24 小时,文件已从服务器自动删除,无法下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)