| 标题 |
A 3.6-GHz Type-II Sampling PLL With a Differential Parallel-Series Double-Edge S-PD Scoring 43.1-fsRMSJitter, −258.7-dB FOM, and −75.17-dBc Reference Spur |
| 网址 | |
| DOI | |
| 其它 |
期刊:IEEE Transactions on Very Large Scale Integration Systems 作者:Yunbo Huang; Yong Chen; Bo Zhao; Pui‐In Mak; Rui P. Martins 出版日期:2022-12-23 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)