材料科学
光电子学
二极管
饱和电流
沟槽
击穿电压
场效应晶体管
晶体管
六方晶系
半导体
电压
图层(电子)
纳米技术
电气工程
化学
结晶学
工程类
作者
Zhibo Guo,Collin Hitchcock,R. F. Karlicek,Guanxi Piao,Yoshiki Yano,Shuuichi Koseki,Toshiya Tabuchi,Koh Matsumoto,Mayank T. Bulsara,T. Paul Chow
标识
DOI:10.1002/pssa.201900615
摘要
Integrable, hexagonal‐cell, high‐voltage, quasivertical GaN power U‐shaped trench‐gate metal‐oxide‐semiconductor field‐effect transistors (UMOSFETs) fabricated in the n+/p/n−/n+ GaN epilayers on sapphire substrates are experimentally demonstrated for the first time. Hexagonal cells, with pitch ranging from 11 to 20 μm, are used to obtain identical m ‐plane sidewalls for gate and drain trenches. Metallization compatible with light‐emitting diode (LED) optoelectronic integration is used. The dependence of device performance on different parameters is systematically studied and analyzed. The lowest R on,sp of 23 mΩ cm 2 and highest drain saturation current of 295 A cm −2 are obtained by measuring an 11 μm cell‐pitch UMOSFET. The breakdown voltage of an open‐cell design variation (208 V) is higher than that of a closed‐cell design variation (89 V), whereas the closed‐cell design exhibits a lower off‐state leakage current of 1.4 × 10 −5 A cm −2 . A hexagonal‐cell specific on‐state resistance R cell,sp of 8.5 mΩ cm 2 and buried n+ layer sheet resistance R BL,□ of 223 Ω □ −1 are extracted by applying a 2D resistance network model to UMOSFETs of varying sizes.
科研通智能强力驱动
Strongly Powered by AbleSci AI