Fabrication of n+ ledge channel structure for GaAs FETs with a single lithography step

A self-aligned process has been developed using multiple resist layers to fabricate the n+ ledge channel structure on GaAs FETs with a single lithography step. The new process eliminates one critical alignment step and has greater flexibility for the control of channel parameters. Power FET performance is comparable to that of conventionally produced devices.