A simple and efficient concept for setting up multi-V<inf>T</inf> devices in thin BOx fully-depleted SOI technology
计算机科学
拓扑(电路)
电气工程
物理
工程类
作者
Jean-Philippe Noël,Olivier Thomas,C. Fenouillet-Béranger,M.-A. Jaud,P. Scheiblin,Ayed Ben Amara
出处
期刊:Proceedings of the ... European Solid State Device Research Conference日期:2009-09-01卷期号:: 137-140被引量:20
标识
DOI:10.1109/essderc.2009.5331491
摘要
In this paper, an original and simple concept for setting up multi-V T for fully-depleted (FD) silicon-on-insulator (SOI) MOSFETs is presented. Low, standard and high threshold voltage (V T ) devices are achieved without degrading the good channel electrostatic control and the low V T dispersion of the FDSOI technology. The concept is based on the use of a thin buried oxide (BOx) combined with the integration of a doped and biased back plane (BP). This was evaluated by TCAD simulations and benchmarked to the LSTP (Low STandby Power) BULK technology in 45 nm technology node. The electrical results highlight the efficiency of the proposed concept. The LVT, SVT and HVT devices show similar results than in the LSTP BULK technology (I ON-LVT =1.35timesI ON-HVT ) with I ON /I OFF current ratios higher than 6 decades. Moreover, the concept has been applied to a 6T SRAM cell declined in dual versions: HVT and LVT highlighting excellent cell current ratios (47%).