中间层
薄脆饼
材料科学
制作
钝化
光电子学
图层(电子)
通过硅通孔
硅
纳米技术
蚀刻(微加工)
医学
替代医学
病理
作者
Alvin Kai-Xing Lee,Jay Su,Kim Arnold,Dongshun Bai,Bor Kai Wang,Leon Tsai,Aric Shorey,Wen-Wei Shen,Chun-Hsien Chien,Hsiang‐Hung Chang,Jen Chun Wang
出处
期刊:IMAPS symposia and conferences
[IMAPS - International Microelectronics Assembly and Packaging Society]
日期:2014-10-01
卷期号:2014 (1): 000724-000728
被引量:2
摘要
Thin wafer handling technologies to fabricate silicon interposers have been widely discussed at conferences. Despite tremendous efforts to overcome several technical hurdles such as wafer chipping, cracking, and warpage, high manufacturing costs resulting from the complexity of the processes used to make silicon interposers remains a major concern. Fabricating a through-glass via (TGV) interposer using novel thin wafer handling (TWH) technology will be presented here as an example of a simple and cost-effective solution for realizing 2.5-D IC integration. Utilizing a simplified TWH technology, a TGV interposer with 30-μm-diameter vias to eliminate the isolation layer is combined with polymer-based polybenzoxazole (PBO) as passivation to build one to two redistribution layers (RDLs) with 20-μm line width on both sides after thinning to 100 μm. The simplified TWH requires only a release layer on the glass carrier and another layer of bonding material on the TGV wafer to enable fabrication of a TGV interposer. A process flow for fabricating a TGV interposer utilizing a simplified TWH technology will be presented in detail, including carrier treatment, bonding material, bonding, titanium/copper seed layer deposition, copper plating, RDL deposition, under-bump material (UBM) formation, debonding, and silicon chip stacking on a TGV interposer. The combination of TGV interposer and novel TWH technology will pave the way for cost-effective fabrication in 2.5-D IC.
科研通智能强力驱动
Strongly Powered by AbleSci AI