Multi-chip packaging technology for VLSI-based systems

A multichip packaging technology using silicon substrate and solder bump bonding will be presented. Compared to conventional packaging it affords three times the operating frequency. Additionally, packaged size and power dissipation are reduced by a factor of 7 and 30%, respectively.