| 标题 |
Device and Circuit Level Design, Characterization and Implementation of Low Power 7T SRAM Cell using Heterojunction Tunneling Transistors with Oxide Overlap |
| 网址 | |
| DOI | |
| 其它 |
期刊:Microprocessors and Microsystems 作者:B.V.V. Satyanarayana; M. Durga Prakash 出版日期:2020-09-01 |
| 求助人 | |
| 下载 | 该求助完结已超 24 小时,文件已从服务器自动删除,无法下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)