| 标题 |
15.2 A 350mV Single-Rail SRAM Using a Custom-Logic-Bitcell in 2nm-CMOS-Nanosheet Technology for Mobile and Edge-AI Applications |
| 网址 | |
| DOI | |
| 其它 |
期刊:2026 IEEE International Solid-State Circuits Conference (ISSCC) 作者:Manish Trivedi; Sandipan Sinha; Ramesh Halli; Girishankar Gurumurthy; Jaswinder Singh; et al 出版日期:2026-03-04 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)