| 标题 |
15.3 A 3nm FinFET 4.3GHz 21.1Mb/mm2 Double-Pumping 1-Read and 1-Write Pseudo-2-Port SRAM with Folded-Bitline Multi-Bank Architecture |
| 网址 | |
| DOI | |
| 其它 |
期刊:2024 IEEE International Solid-State Circuits Conference (ISSCC) 作者:Masaru Haraguchi; Yorinobu Fujino; Yoshisato Yokoyama; Ming-Hung Chang; Yu-Hao Hsu; et al 出版日期:2024-03-13 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)