| 标题 |
A 28nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs |
| 网址 | |
| DOI | |
| 其它 |
期刊:2023 IEEE International Solid- State Circuits Conference (ISSCC) 作者:An Guo; Xin Si; Xi Chen; Fangyuan Dong; Xingyu Pu; et al 出版日期:2023-02-19 |
| 求助人 | |
| 下载 |
PDF的下载单位、IP信息已删除
(2025-6-4)