| 标题 |
Material, Process and System Level Analysis for Parasitic Reduction of Next Generation Logic Technology in Conjunction with Backside Power Delivery |
| 网址 | |
| DOI | |
| 其它 |
期刊:2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 作者:Ashish Pal; Sefa Dag; Pratik B. Vyas; Gregory Costrini; Vinod Reddy; et al 出版日期:2024-08-27 |
| 求助人 | |
| 下载 | 该求助完结已超 24 小时,文件已从服务器自动删除,无法下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)