Transmission electron microscopy of high threshold voltage, high contact resistance, and high sheet resistance of MOS device

Transmission electron microscopic examination (TEM) on VLSI process device is presented. Local step coverage and non-uniformity on silicidation has induced high sheet resistance and high contact resistance problems. Native oxide within submicron contacts also increases contact resistivity.