Design of Memory Arrays and Decoders for CRS RRAM devices

This paper discusses the design of full memory array utilizing the previously developed Verilog-A model for complementary resistance switching (CRS) device and including the peripheral circuitry such as bit line and word line drivers. This approach is viable and can be used in real circuits for memory applications.