| 标题 |
A High-Linearity Digital-to-Time Converter Design for Fractional-N Sub-sampling PLL |
| 网址 | |
| DOI | |
| 其它 |
期刊:2025 10th International Conference on Integrated Circuits and Microsystems (ICICM) 作者:Jiangnan Li; Wangqing Wu; Ke Cao; Xinyi Zhang; Haigang Feng 出版日期:2025 |
| 求助人 | |
| 下载 | 暂无链接,等待应助者上传 |
PDF的下载单位、IP信息已删除
(2025-6-4)