| 标题 |
13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5 th -Generation 10nm DRAM Process |
| 网址 | |
| DOI | |
| 其它 |
期刊:2024 IEEE International Solid-State Circuits Conference (ISSCC) 作者:Ikjoon Choi; Seunghwan Hong; Kihyun Kim; Jeong-Sik Hwang; Seunghan Woo; et al 出版日期:2024-03-13 |
| 求助人 | |
| 下载 |
PDF的下载单位、IP信息已删除
(2025-6-4)