| 标题 |
A 31.5–36-GHz Low-Spur Digitally Assisted Gain-Boosting Charge-Sharing Locking PLL Achieving 54-fs RMS Jitter |
| 网址 | |
| DOI | |
| 其它 |
期刊:IEEE Journal of Solid-State Circuits 作者:Chawin Khongprasongsiri; Sayan Kumar; Patchara Sawakewang; Robert Bogdan Staszewski; Teerachot Siriburanon 出版日期:2026-01-01 |
| 求助人 | |
| 下载 |
PDF的下载单位、IP信息已删除
(2025-6-4)