| 标题 |
[高分]
Electrical Characteristics of the 4F2 Vertical Gate (VG) DRAM integrated with Bit Line Shielding (BLS) and Back Gate (BG) Transistor |
| 网址 | |
| DOI | |
| 其它 |
期刊:2026 IEEE/JSAP Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 作者:Seung-Wan Chu; J. Cheon; Jin Cho; Eunhyup Doh; Jungmin Han; et al 出版日期:2026-06-14 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)