| 标题 |
Assessment of interface trapped charge induced threshold voltage hysteresis effect in gate-all-around TFET |
| 网址 | |
| DOI | |
| 其它 |
期刊:Micro and Nanostructures 作者:Pankaj Kumar; Kalyan Koley; Syed Sadique Anwer Askari; Ashish Maurya; Subindu Kumar 出版日期:2023-03-01 |
| 求助人 | |
| 下载 | 求助已完成,仅限求助人下载。 |
PDF的下载单位、IP信息已删除
(2025-6-4)