Fast transient ESD simulation of the NMOS protection transistor

The protective properties of NMOS transistors for the Charged Device Model have been investigated. With 2D device simulation it is shown that the base transition time is the limiting factor for CDM NMOS transistor protection. An improved compact transistor model accounting for intrinsic base resistance is presented.