Area-efficient ESD design using power clamps distributed outside I/O cell ring

We propose new ESD design concept using power clamps distributed outside I/O cell ring, which enables the reduction of chip area by the removal of dead space in the chip core area with no degradation of ESD robustness. Our effective design was demonstrated with 40nm MCU test-chip.