Fabrication and in-situ evaluation of copper TSV interconnection

In this paper, a process for making copper Though-Silicon-Via (TSV) interconnection is developed. In order to improve the yield of the process, challenging issues in the process is discussed and typical failures in the TSV interconnection are summarized. A measuring scheme is proposed to monitor these failures in the process and simulation is performed to testify the feasibility of the method.