仿真
可编程逻辑器件
故障注入
嵌入式系统
计算机科学
现场可编程门阵列
简单可编程逻辑器件
硬件仿真
比特流
单事件翻转
可编程逻辑阵列
可编程阵列逻辑
计算机硬件
宏单元阵列
微处理器
帧(网络)
芯片上的系统
过程(计算)
逻辑门
逻辑综合
静态随机存取存储器
操作系统
解码方法
逻辑族
软件
电信
经济增长
算法
经济
作者
Igor Villalta,Unai Bidarte,Gorka Santos,Asier Matallana,Jaime Jiménez
标识
DOI:10.1109/dcis.2014.7035579
摘要
This paper presents a fault injection method for SEU (Single Event Upset) emulation in FPGAs based on loading at the programmable logic a configuration file with an erroneous bit. A "Xilinx Zynq®-7000 All Programmable SoC" device has been used to implement it, which combines a hard microprocessor (Processing System PS) with Programmable Logic (PL). The emulation tool is fully implemented on the Zynq chip, which means that neither additional external equipment nor PCB modifications are needed. Communications to external devices that slow down the configuration process are avoided, so a high fault-injection rate is achieved. Previous works consider including fault injection circuitry at the PL. This circuitry can be affected by a faulty configuration file, leading the device to an unrecoverable state, which is named as "injection side effects". In the method proposed in this paper the injection is implemented in the processing system of the Zynq device, making the injection system independent to the programmable logic and avoiding the previously mentioned effect. This method allows using complete bitstreams, partial bitstreams and one-frame bitstreams to inject faults. A comparison is done so as to find the most appropriate bitstream type.
科研通智能强力驱动
Strongly Powered by AbleSci AI