Adopting the system theoretic tools introduced in part I, this paper gains a deep insight into the fading memory effects emerging in a non-volatile memristor under DC inputs. Experimental evidence for the history erase phenomenon is also provided here.