收发机
正交调幅
电子工程
电气工程
锁相环
卡姆
工程类
带宽(计算)
CMOS芯片
相位噪声
计算机科学
频道(广播)
电信
误码率
作者
Chao Lu,Shr-Lung Chen,Jun Liu,Jian Bao,Yufei Wang,Yi Zhao
标识
DOI:10.1109/lssc.2023.3268136
摘要
A 2W2 802.11ax transceiver design is presented to support dual band simultaneous operation (DBS) and 1024-QAM modulation. The proposed architecture features linearity enhancement for uplink OFDMA and wideband transmission. With integrated low phase noise clock generation and PLL, bestin-class receiving sensitivity and lowest transmission EVM floor are demonstrated through measurements. With 20MHz (HE20) receiving, -96.5dBm/-66dBm sensitivity level is measured for MSC0/11, respectively. The output power reaches 18dBm with -35dB EVM for 80MHz 1024-QAM (HE80 MCS11) transmission at 5GHz band. Narrowband OFDMA signals can be transmitted at full power capacity, and 160MHz channel bandwidth (CBW) can also be supported without digital predistortion (DPD). The fully integrated transceiver occupies 10.5 mm2 silicon area in 22nm CMOS.
科研通智能强力驱动
Strongly Powered by AbleSci AI