| 标题 |
[高分]
Switched-capacitor integrator with reduced sensitivity to amplifier gain 相关领域
专区
信号处理
章节(排版)
计算机科学
数字信号处理
电信
电子工程
工程类
计算机硬件
工程物理
操作系统
|
| 网址 | |
| DOI |
提醒:求助人提供的doi与AI识别不一致
10.1109/tcs.1987.1086151
Doi
|
| 其它 |
作者: K Nagaraj、 J Vlach、 TR Viswanathan、 K Singhal 摘要: A new switched-capacitor integrator with low sensitivity to finite amplifier gain is described. The circuit is simple, requiring very little extra chip area as compared to the uncompensated integrator. It is compared with previously proposed finite gain compensated switched-capacitor integrators 关键词: New Development, Practical/ active networks; integrating circuits; switched capacitor networks/ sensitivity; amplifier gain; switched-capacitor integrator; finite amplifier gain; chip area/ B1270E Active filters and other active networks 展开 DOI: 10.1049/el:19860756 年份: 1986 |
| 求助人 | |
| 下载 | 该求助完结已超 24 小时,文件已从服务器自动删除,无法下载。 |
|
温馨提示:该文献已被科研通 学术中心 收录,前往查看
科研通『学术中心』是文献索引库,收集文献的基本信息(如标题、摘要、期刊、作者、被引量等),不提供下载功能。如需下载文献全文,请通过文献求助获取。
|
PDF的下载单位、IP信息已删除
(2025-6-4)