| 标题 |
Real-time FPGA prototyping of a 15GBaud SP-16QAM coherent optical receiver with optimal interpolating for clock recovery and equalization |
| 网址 | |
| DOI | |
| 求助人 | |
| 下载 |
unique_gsr
Lv2 求助人 发起了本次求助
PDF的下载单位、IP信息已删除
(2025-6-4)